Sriyash Caculo (@sriyash_caculo)
Project introduction: Digital Filter Blocks in MyHDL and their integration in pyFDA
Sriyash Caculo is building a bridge between filter design and hardware by implementing digital filter blocks in MyHDL and integrating them with PyFDA as part of a Google Summer of Code project. The work aims to convert PyFDA floating point designs into fixed point MyHDL blocks that automatically generate VHDL or Verilog, with tests and tutorials to ensure correctness and usability.
No Threads Found
Use this form to contact sriyash_caculo
Before you can contact a member of the *Related Sites:
- You must be logged in (register here)
- You must confirm you email address
