MyHDL @EDAPlayground
Still RelevantIntermediate
Trying out MyHDL became a little easier recently. MyHDL is now avaialbe @EDAPlayground. One can experiment with Python/MyHDL verification of HDL modules and implementing complex digital cirucits in MyHDL. The...
Summary
This 2013 blog by Christopher Felton introduces using MyHDL on EDAPlayground to prototype and verify HDL designs with Python. Readers will learn how MyHDL enables Python-based modeling, conversion to Verilog/VHDL, and quick testbench-driven experimentation in a browser-based environment.
Key Takeaways
- Experiment with MyHDL on EDAPlayground to prototype digital modules and run simulations without local tool installation.
- Convert MyHDL models to Verilog and VHDL to integrate Python-developed logic into standard FPGA toolflows.
- Create Python-based testbenches and verification harnesses to accelerate functional validation of HDL modules.
- Assess how MyHDL supports an HLS-like workflow for higher-level design and rapid iteration before committing to RTL.
Who Should Read This
An HDL or FPGA engineer with some Python and RTL experience who wants to evaluate Python-based design and verification flows for faster prototyping.
Still RelevantIntermediate
Related Documents
- VHDL Tutorial Still RelevantIntermediate
- Performance driven FPGA design with an ASIC perspective Still RelevantAdvanced
- Free Range VHDL Still RelevantIntermediate
- How to do Math's in FPGA - Using VHDL 2008 Still RelevantIntermediate
- The Shock and Awe VHDL Tutorial Still RelevantBeginner
