FPGARelated.com
Blogs

Tool install for examples

Christopher FeltonAugust 2, 20132 comments

Most of my examples on fpgarelated use MyHDL for the hardware description and another Python package myhdl_tools rhea.build to control the FPGA vendor's software. This means everything is controlled and run from the Python environment.

Install the following to compile the posted examples:

  1. MyHDL package : pip myhdl or myhdl github
  2. myhdl_tools : myhdl_tools bitbucket
  3. rhea package, rhea.build used to automate FPGA builds
  4. FPGA vendor tools
  5. FPGA development board JTAG or program software
    • UFO400, SX1, nexys, atlys: fpgalink
    • Xess boards (xula, xula2)
      >> pip install xstools

Majority of the posted examples are in a bitbucket repository gist and contain a test_and_build_.py script. The script will: convert, synthesize, map, place-n-route, and create a bit file (compile).

Change log

  • 05-Dec-2015: Some of the tools used in the examples have been deprecated. Updated some of the tools used and repository locations

[ - ]
Comment by Andrea SterbiniJanuary 21, 2016
Hi
I find rhea very useful and interesting.
Have you tried to use xc3sprog instead than impact to load the fpga bit file?
[ - ]
Comment by cfeltonJanuary 21, 2016
No I haven't but I will look into sounds like a reasonable option.

To post reply to a comment, click on the 'reply' button attached to each comment. To post a new comment (not a reply to a comment) check out the 'Write a Comment' tab at the top of the comments.

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: